Resources Search

Podcast

Inside Chips Podcast: Data Movement in the AI Age with Charlie Janac

AI is reshaping the chip industry — but the real challenge isn’t just compute, it’s data movement and power efficiency. In this episode, Ed Sperling (Semiconductor Engineering) talks with Charlie Janac (President & CEO of Arteris) about why networks-on-chip are critical for effective data movement, how chiplets change system design, and what it takes to make AI hardware more efficient and sustainable.

Solution Brief

Accelerate AI-Driven Silicon Innovation with Arteris Multi-Die Solution

The Arteris Multi-Die Solution delivers flexible design scalability for chiplet-based systems, optimal PPA, highest quality-of-results (QoR), functional safety and broad standards support to achieve the fastest time to silicon.

Video

FlexNoC 5 Physically Aware Network-on-Chip IP

FlexNoC 5 physically aware network-on-chip IP incorporates physical constraint management across power, performance, and area (PPA). Get up to 5X faster physical convergence vs manual physical iterations and achieve PPA goals within schedule and budget constraints.

Video

Magillem Registers – Automate the Hardware/Software Interface for Fast Chip Design

Magillem Registers is a comprehensive register design and management technology that accurately automates the hardware/software interface (HSI) to quickly develop chips and chiplets ranging from IoT devices to complex AI datacenter multi-die SoCs.

Video

Ncore Cache Coherent Network-on-Chip IP from Arteris

Ncore cache coherent NoC IP is scalable, configurable, and ISO 26262 certified. With Ncore, teams can derisk their SoC designs and deliver on their vision in record time, saving upwards of 50 years of engineering effort per project compared to manually generated solutions.

Video

Accelerating Timing Closure for Networks-on-Chip (NoCs) using Physical Awareness

Learn how to accelerate timing closure for Networks-on-Chip (NoCs) using physical awareness. Discover a flow and methodology to optimize NoC development and avoid timing surprises.

Resources Search

Sort & Filter

Inside Chips Podcast: Data Movement in the AI Age with Charlie Janac

Accelerate AI-Driven Silicon Innovation with Arteris Multi-Die Solution

FlexNoC 5 Physically Aware Network-on-Chip IP

Ncore Cache Coherent Network-on-Chip IP from Arteris

No results found

Resources Search

Sort & Filter

Inside Chips Podcast: Data Movement in the AI Age with Charlie Janac

SemiWiki: How NoC Tiling Capability is Changing the Game for AI Development with Andy Nightingale

Magillem Packaging Datasheet

Ncore Multi-Die Option Datasheet

Accelerate AI-Driven Silicon Innovation with Arteris Multi-Die Solution

FlexGen Smart NoC IP from Arteris Revolutionizes Complex SoC Designs

FlexNoC 5 Physically Aware Network-on-Chip IP

Magillem Registers – Automate the Hardware/Software Interface for Fast Chip Design

Ncore Cache Coherent Network-on-Chip IP from Arteris

Accelerating Timing Closure for Networks-on-Chip (NoCs) using Physical Awareness

No results found